

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/526,421	03/01/2005	Jeroen Anton Johan Leijten	NL02 0809 US 3287	
24738 PHILIPS ELEC	7590 07/24/2007 CTRONICS NORTH AI	MERICA CORPORATION	EXAMINER	
INTELLECTUAL PROPERTY & STANDARDS			FAHERTY, COREY S	
	370 W. TRIMBLE ROAD MS 91/MG SAN JOSE, CA 95131		ART UNIT	PAPER NUMBER
			2183	
		•		
	•		MAIL DATE	DELIVERY MODE
			07/24/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/526,421	LEIJTEN, JEROEN ANTON				
Office Action Summary	Examiner	JOHAN Art Unit				
	Corey S. Faherty	2183				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address						
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONEI	l. ely filed the mailing date of this communication. O (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 11 July 2007.						
2a)⊠ This action is FINAL . 2b)☐ This	This action is FINAL . 2b) This action is non-final.					
3) Since this application is in condition for allowar	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4)⊠ Claim(s) <u>1-13,15 and 16</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-13,15 and 16</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
Notice of Draftsperson's Patent Drawing Review (PTO-948) Draftsperson's Patent Drawing Review (PTO-948)						
Paper No(s)/Mail Date 6) Other:						

Application/Control Number: 10/526,421 Page 2

DETAILED ACTION

1. This office action is in response to the reply filed on 07/11/2007.

- 2. Claims 1-13, 15 and 16 are pending in the application and have been examined.
- 3. Applicant has amended claims 1 and 9 to change their scope and has added new claims 15 and 16. Claims 2-8 and 10-13 were amended to correct minor grammatical inconsistencies. Claim 14 was cancelled.

Claim Rejections - 35 USC § 112

- 4. Claims 1-13 were amended in order to overcome the U.S.C. 112, second paragraph rejections made in the previous office action. Those rejections are therefore withdrawn.
- 5. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

6. Claims 1-13 and 15-16 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. Claims 1, 9 and 15-16 contain subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. In order to satisfy the above requirement, the applicant must provide evidence that all newly claimed subject matter is supported by the original disclosure of the application [see MPEP 2163.06]. Because applicant has failed to provide any such evidence, the

examiner finds that there is no support for the new subject matter, and the claims therefore fail to meet the requirements of 35 U.S.C. 112, first paragraph.

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 8. Claims 1-3, 5-7, 9 and 13 are rejected under 35 U.S.C. 102(b) as being anticipated by Cohen et al. (U.S. Patent 5,115,506), referenced from here forward as Cohen.
- 9. Regarding claims 1 and 13, Cohen discloses a data processor comprising one or more functional units [col. 3, lines 23-25; the processor can be of the 68000-family, all of which include a functional unit], one or more register files [Fig. 1A], a data memory [Fig. 1A, memory stack], and a snapshot buffer which during the handling of an interrupt condition accommodates to save state information of various processor state elements in respective snapshot buffer elements [col. 8, lines 20-66; when an interrupt occurs, the register set that is used is switched so that the register data corresponding to each processing context is saved], said data processor comprising controller means arranged to save the contents of said snapshot buffer elements in a data memory facility having a multibit access port facility upon a subsequent interrupt condition that occurs during the handling of an actual interrupt condition without requiring additional instruction bits for addressing the snapshot buffer elements or the data memory facility [Fig. 1A; col. 8, lines 33-66; when a nested interrupt occurs, the data present in the multiple registers being

used to execute the interrupt that is currently being handled is copied to a memory stack; col. 6, lines 12-18; hardware bits are used to perform the transferring of data].

- 10. Regarding claim 2, Cohen discloses the data processor as claimed in Claim 1, wherein said controller means are arranged to retrieve the saved contents of said snapshot buffer elements from said data memory facility through said multibit access port facility back into said snapshot buffer elements upon completing the handling of the actual interrupt condition [col. 9, lines 50-65; when processing completes the handling of a nested interrupt, the processor un-stacks from memory stack back to the register set any data associated with execution of the handling of an interrupt that was interrupted].
- 11. Regarding claim 3, Cohen discloses the data processor as claimed in Claim 2, wherein said controller means are arranged to restore the retrieved saved state information of various processor state elements allowing said data processor to proceed with handling one of an earlier uncompleted interrupt or continuing a main thread of the processing [col. 10, lines 3-8; after interrupt processing completes, the processor switches back to using the original registers that were saved and continues normal operation].
- 12. Regarding claim 5, Cohen discloses the data processor as claimed in Claim 1, wherein said snapshot buffer comprises output multiplexer means having said multibit access port facility for sequentially saving selected snapshot buffer elements for transferring to said data memory facility [col. 8, lines 19-66; when an interrupt occurs, the data in registers corresponding to currently-executing interrupt handling code is saved to the stack memory; this data may be stored in different register sets, depending on the type of interrupt that is being handled; col. 8, lines 38-40; data may be stored from the prime registers to the stack; col. 8, lines 60-62; data may also be

Art Unit: 2183

stored from the normal register set to the memory stack; Fig. 1A; the prime registers are separate from the normal register set, so the data that is written to the external memory stack must be multiplexed to determine which registers are being written from].

- 13. Regarding claim 6, Cohen discloses the data processor as claimed in Claim 1, wherein said snapshot buffer comprises input multiplexer means having said multibit access port facility for sequentially selecting selected snapshot buffer elements for back-transferring from said data memory facility [col. 9, lines 36-54; the processor may unstack data from the memory stack to different register sets in the processor, making a multiplexing operation essential to determine which will be written to].
- 14. Regarding claim 7, Cohen discloses the data processor as claimed in Claim 1, wherein said data memory facility is operated as a stack [Fig. 1A; col. 7, line 14].
- Regarding claim 9, Cohen discloses the data processor as claimed in claim 7, wherein said snapshot buffer comprises input multiplexer means having said multibit access port facility for sequentially selecting selected snapshot buffer elements for back-transferring from said data memory facility [col. 9, lines 36-54; the processor may unstack data from the memory stack to different register sets in the processor, making a multiplexing operation essential to determine which will be written to], wherein said snapshot buffer comprises output multiplexer means having said multibit access port facility for sequentially saving selected snapshot buffer elements for transferring to said data memory facility [col. 8, lines 19-66; when an interrupt occurs, the data in registers corresponding to currently-executing interrupt handling code is saved to the stack memory; this data may be stored in different register sets, depending on the type of interrupt that is being handled; col. 8, lines 38-40; data may be stored from the prime registers to

Art Unit: 2183

the stack; col. 8, lines 60-62; data may also be stored from the normal register set to the memory stack; Fig. 1A; the prime registers are separate from the normal register set, so the data that is written to the external memory stack must be multiplexed to determine which registers are being written from], and wherein write and read operations in said stack are executed at mutually exclusive instants in time [col. 8, lines 38-40; information associated with a first executing interrupt handler is stored to the stack when the first interrupt handler is interrupted; col. 9, lines 50-54; later, when a second interrupt handler that handles the interrupt that interrupted the first interrupt handler completes execution, the information associated with the first executing interrupt handler is retrieved from the stack].

Claim Rejections - 35 USC § 103

- 16. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 17. Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cohen as applied to claim 1 above, and further in view of Petolino, Jr. et al. (U.S. Patent 5,958,041), referenced from here forward as Petolino.
- 18. Regarding claim 4, Cohen discloses that the state to be saved during interrupt processing includes data that is associated with the currently executing code [col. 8, lines 38-40], but does not explicitly disclose that this data includes latency data of current operations.

Art Unit: 2183

Petolino discloses a processor in which each load instruction has an associated latency prediction bit that is used to predict the proper latency period between the issuance of a load instruction and the issuance of any dependent instructions [col. 4, lines 25-30]. The purpose of the bit is to minimize the delay necessary for executing a load instruction and any dependent instructions in a processor [col. 4, lines 16-22, 59-67; col. 5, lines 1-8].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to include instruction latency data of current operations in the state that is saved during interrupt handling in the system of Cohen because Cohen discloses saving any data that is associated with currently executing code in response to an interrupt [col. 8, lines 38-40] and Petolino discloses associating an instruction latency bit with each load instruction [col. 4, lines 25-30] for the purpose of minimizing the delay necessary for executing a load instruction and any dependent instructions in a processor [col. 4, lines 16-22, 59-67; col. 5, lines 1-8].

- 19. Claim 8 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cohen as applied to claim 7 above, and further in view of Patterson et al. (*Computer Organization & Design: The Hardware/Software Interface*), referenced from here forward as Patterson.
- 20. Regarding claim 8, Cohen discloses the data processor as claimed in claim 7, wherein the processor has a stack pointer [Fig. 1B], but does not explicitly disclose that the stack pointer allows multiple stack positions per snapshot. However, Cohen does disclose that, during the handling of an interrupt, an entire set of registers may be saved to the memory stack [col. 8, lines 40-44].

Patterson discloses a typical method for the handling of a stack memory structure in a processor [pages 134-135; Figure 3.10]. The method includes decrementing the stack pointer

using a subtract instruction (sub) and using store instructions (sw) to push registers onto the stack. Because multiple registers are pushed onto the stack, the value of the stack pointer is decremented by a value three times the size of each register. In this way, the multiple registers

are pushed onto the stack at different stack locations.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have the stack pointer of Cohen allow multiple stack positions per snapshot because Cohen discloses that a single snapshot includes multiple registers [col. 8, lines 40-44] and Patterson discloses a typical method for handling a memory stack in which each register that is pushed onto the stack has its own stack location [pages 134-135; Figure 3.10]. Furthermore, allowing each register to have its own stack location gives the processor more versatility in determining which registers will be saved on the stack, potentially decreasing the processing time required to perform the save operation.

- 21. Regarding claim 15, Cohen does not explicitly disclose saving the processor state elements to the snapshot buffer in a single clock cycle. However, the concept and advantages of performing a data operation in a single clock cycle in a processing system are well known in the computer arts, and it therefore would have been obvious to one of ordinary skill in the art to do so.
- 22. Regarding claim 16, Cohen does not explicitly disclose restoring the processor state elements from the snapshot buffer in a single clock cycle. However, the concept and advantages of performing a data operation in a single clock cycle in a processing system are well known in the computer arts, and it therefore would have been obvious to one of ordinary skill in the art to do so.

Art Unit: 2183

- 23. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cohen as applied to claim 1 above, and further in view of Nguyen et al. (U.S. Patent 5,448,705), referenced from here forward as Nguyen.
- 24. Regarding claim 10, Cohen does not explicitly disclose that the snapshot buffer comprises shadow flipflops for storing snapshot information.

Nguyen discloses a method for handling traps in a processor in which, when a trap is encountered, a number of shadow registers are shifted to the foreground to be used by the trap handling routine and the corresponding foreground registers are shifted into the background to be saved as shadow registers [col. 3, lines 54-64]. The purpose of using shadow registers to construct a snapshot buffer in the processor is so the trap handler has a set of registers immediately available for use without any need to be concerned about destroying data needed for the main instruction stream [col. 3, lines 61-64].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use shadow flipflops to store snapshot information in the processor of Cohen because Nguyen discloses using shadow registers to hold snapshot information during a trap [col. 3, lines 54-64] and teaches that doing so allows the trap handler to immediately access registers without being concerned about destroying data needed for the main instruction stream, because that data is stored in the new shadow registers [col. 3, lines 54-64].

25. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cohen as applied to claim 1 above, and further in view of Lang et al. (*Individual Flip-Flops with Gated Clocks for Low Power Datapaths*), referenced from here forward as Lang.

Art Unit: 2183

26. Regarding claim 11, Cohen discloses the data processor as claimed in claim 1, wherein the processor has a stack pointer [Fig. 1B], but does not explicitly disclose that the flipflops comprising the stack pointer are clocked only during stack pointer updates.

Lang discloses a method for operating flipflops in which the flipflops are only clocked when the flipflop must change [section 1, paragraph 3]. The purpose of doing this is to reduce the energy that is consumed by the clock circuits internal to the flipflop [section 1, paragraph 3].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to clock the flipflops comprising the stack pointer in Cohen only during stack pointer updates because Lang discloses a technique in which flipflops are clocked only when the flipflop must change values [section 1, paragraph 3] and teaches that using this technique reduces the energy that is consumed by the clock circuits internal to the flipflop [section 1, paragraph 3].

- 27. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Cohen as applied to claim 1 above, and further in view of Shen et al. (*Modern Processor Design: Fundamentals of Superscalar Processors*), referenced from here forward as Shen.
- 28. Regarding claim 12, Cohen discloses the data processor as claimed in claim 1, but does note explicitly disclose that it has a plurality of issue slots and that a single issue slot handles the processing of nested interrupts. However, Cohen does disclose that the handling of nested interrupts is done by writing to and reading from a stack memory structure [col. 8, lines 54-56; col. 9, lines 36-40].

Shen discloses a processing technique having multiple parallel issue units, or reservation stations [page 175, Figure 4-26]. There is a unique reservation station reserved for all load and store instructions such as those used by Cohen to perform nested interrupt operations [page 175,

Figure 4-26; reservation station coupled to the load/store unit]. It is advantageous to have a separate reservation station assigned to each functional unit because it allows for smaller reservation stations and a large reservation station can be quite complex to implement in a processor [page 177, paragraph 3].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a plurality of issue slots, one of which is used to handle the processing of nested interrupts, in the system of Cohen because Shen discloses a processor having a plurality of parallel issue units [page 175, Figure 4-26] wherein one of the reservation stations is assigned to handle all memory instructions such as those used by Cohen [col. 8, lines 54-56; col. 9, lines 36-40] to perform nested interrupt operations [page 175, Figure 4-26; reservation station coupled to the load/store unit]. Furthermore, it is advantageous to have a separate reservation station assigned to each functional unit because it allows for smaller reservation stations and a large reservation station can be quite complex to implement in a processor [page 177, paragraph 3]. The issuing methods disclosed in Shen are well known and common in the computer arts and their application to the processor in Cohen would be obvious in the design of a high-speed superscalar processor.

Response to Arguments

- 29. Applicant's arguments filed 07/11/2007 have been fully considered but they are not persuasive.
- 30. Regarding claim 1, applicant alleges that Cohen does not disclose the claimed invention.

 More specifically, applicant alleges that Cohen does not teach the limitation, "without requiring

Art Unit: 2183

additional instruction bits for addressing the snapshot buffer elements or the data memory facility." To support this allegation, applicant states that the processor of Cohen must have additional addressing requirements to select amongst the registers and the external memory stack. While that may be the case, it is inconsequential in view of the claimed limitation. The claim only requires that no "additional instruction bits" are required for addressing. There is no limitation in the claim that requires that *no* bits are required, only that no *additional instruction* bits are required. In fact, the use of the word "additional" in the limitation indicates that some portion of instruction bits actually can be used for addressing the snapshot buffer or data memory.

Applicant continues to argue this point by citing a certain section of Cohen [col. 6, lines 12-18]. However, the cited section provides further evidence that the bits used by Cohen exist in hardware, not software. The cited section recites numerous hardware bits (not "instruction bits" as recite in the claim) used in performing the data transfer. The sentence following the cited section of Cohen even states, "[t]his determination could *also* be accomplished in software" [emphasis added], clearly indicating that the cited section is referring to hardware bits rather than to instruction bits.

For at least these reasons, applicant's arguments regarding claim 1 are not persuasive.

Conclusion

31. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2183

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Corey S. Faherty whose telephone number is (571) 270-1319.

The examiner can normally be reached on Monday-Thursday and every other Friday, 7:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Corey S Faherty Examiner Art Unit 2183

CF

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100